Table of Contents
Previous Chapter
Table of Contents
Previous Chapter
TABLE 55. Back End Virtual Memory Map
--------------------------------------------------------------------------------------------- Segment Item Virtual Addr. Length (bytes)--------------------------------------------------------------------------------------------- KSEG2 Unused 0xC000 0000 1 Gbyte KSEG1 0xA000 0000 512 MByte Boot ROM (EPSEL) 0xBFC0 0000 0x8000 Microboot Control Word 0xBFFF FFFC 4 Boot ROM Code and Data Tables TBD TBD General Exception Vector (BEV = 1) 0xBFC0 0180 UTLB Miss Exception Vector (BEV = 1) 0xBFC0 0100 < 0x80 Reset Vector 0xBFC0 0000 BEP Devices (IOSEL) Command Interfaces TBD Telemetry Interfaces TBD DEA Interfaces TBD FEP Interfaces TBD ACIS Time-stamp Interfaces TBD BEP Software ROM Interfaces TBD Mongoose Devices (CSI) I-Cache Data Register 0xBF40 0030 4 I-Cache Address Register 0xBF40 002C 4 UART Data Register 0xBF40 0028 4 UART Command and Status Registers 0xBF40 0024 4 Timer2 (General Purpose) Count Register 0xBF40 001C 4 Timer1 (Watchdog) Count Register 0xBF40 0018 4 DMA Blocksize Register 0xBF40 0014 4 DMA Destination Address Register 0xBF40 0010 4 DMA Origin and Type Register 0xBF40 000C 4 Configuration Register 0xBF40 0008 4 Extended Cause Register 0xBF40 0004 4 Interrupt Mask Register 0xBF40 0000 4 Bulk RAM (MEMSEL) TBD TBD KSEG0 0x8000 0000 512 MByte Instruction Cache RAM 0x8008 0000 0x8 0000 BEP Executable Code and Tables General Exception Vector (BEV = 0) 0x8008 0080 UTLB Miss Exception Vector (BEV = 0) 0x8008 0000 < 0x80 Data Cache RAM 0x8000 0000 0x8 0000 BEP Stack and Data Structures KUSEG Unused 0x0000 0000 2 GByte ---------------------------------------------------------------------------------------------
TABLE 56. Front End Virtual Memory Map
----------------------------------------------------------------------------------------- Segment Item Virtual Addr. Length----------------------------------------------------------------------------------------- KSEG2 Unused 0xC000 0000 1 Gbyte KSEG1 0xA000 0000 512 MByte Boot RAM (EPSEL) 0xBFC0 0000 0x8000 bytes Microboot Control Word 0xBFFF FFFC 4 bytes Boot RAM Code and Data Tables TBD TBD General Exception Vector (BEV = 1) 0xBFC0 0180 UTLB Miss Exception Vector (BEV = 1) 0xBFC0 0100 < 0x80 bytes Reset Vector 0xBFC0 0000 FEP Devices (IOSEL) BEP I/O Interfaces TBD Image Control Registers TBD Threshold Registers TBD Mongoose Devices (CSI) (see Table 55, "Back End Virtual Memory Map," on page 86) Buffers (MEMSEL) TBD TBD Threshold Bitmap TBD 1 MBits Pixel Bias Map TBD 12 MBits Pixel Parity Plane TBD 1 MBits Overclock Buffers TBD TBD Image Memory TBD 12 MBits KSEG0 0x8000 0000 512 MByte Instruction Cache RAM 0x8008 0000 0x2 0000 bytes FEP Executable Code and Tables General Exception Vector (BEV = 0) 0x8008 0080 UTLB Miss Exception Vector (BEV = 0) 0x8008 0000 < 0x80 bytes Data Cache RAM 0x8000 0000 0x2 0000 bytes FEP Stack and Data Structures KUSEG Unused 0x0000 0000 2 GByte -----------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------- Segment Item Virtual Addr. Length (bytes)------------------------------------------------------------------------------------------------------- KSEG0 0x8000 0000 512 MByte High Instruction Cache RAM 0x8008 0000 0x8 0000 Address BEP Executable Code and Tables Application Code and Tables TBD ~220Kbytes RTX Code TBD ~26Kbytes RTX Initialization Code (ind.s) TBD ~500 bytes General Exception Vector (BEV = 0) 0x8008 0080 UTLB Miss Exception Vector (BEV = 0) 0x8008 0000 < 0x80 (Unused) Data Cache RAM 0x8000 0000 0x4 0000 BEP Stack and Data Structures RTX End of Memory Marker TBD 0 bytes (IN_Last_Memory_Address) RTX Variable Length Memory Pool TBD 0 bytes RTX System Memory TBD ~64Kbytes RTX End of Used Data Marker TBD 4 bytes (&IN_Last_Address_Used) RTX Configuration Data Structures TBD ~200 bytes (in_data.c) Low Application Data Structures 0x8000 0000 ~30Kbytes Address -------------------------------------------------------------------------------------------------------
Next Chapter